Development of high speed booth multiplier with optimized stuck-at fault implementation
Multiplier is a basic device in many digital systems such as signal processor, calculator and micro controller. Thus a fast multiplier is very important in improving the speed of the digital system. In general, there are two basic approaches to enhance the speed of the multiplier, Booth Algorithm...
Saved in:
Main Authors: | Mohammed Khalid, Muhammad Nazir, Wan Hasan, Wan Zuha, Sulaiman, Nasri, Wagiran, Rahman |
---|---|
Format: | Conference or Workshop Item |
Language: | English |
Published: |
Universiti Putra Malaysia Press
2002
|
Online Access: | http://psasir.upm.edu.my/id/eprint/18396/1/18396.pdf http://psasir.upm.edu.my/id/eprint/18396/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
An efficient modified booth multiplier architecture
by: Razaidi, Hussin
Published: (2012) -
An efficient modified booth multiplier architecture
by: Razaidi, Hussin, et al.
Published: (2012) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
by: Wan Hasan, Wan Zuha
Published: (2000) -
Implementation of booth multiplier algorithm using Radix-4 in FPGA
by: Anis Shahida Mokhtar,, et al.
Published: (2021) -
Improved booth encoding for reduced area multiplier
by: Hussin, R., et al.
Published: (2009)