An efficient first order sigma delta modulator design
An efficient first order sigma delta modulator has been designed in circuit level, considering the possible non-idealities in 65 nm CMOS technology. This study at first determines the non-idealities of sigma delta modulator. The non-idealities investigated here are clock jitter noise that effects th...
Saved in:
| Main Authors: | , , |
|---|---|
| 格式: | |
| 出版: |
2017
|
| 在線閱讀: | http://dspace.uniten.edu.my:8080/jspui/handle/123456789/5282 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
成為第一個發表評論!