An efficient first order sigma delta modulator design

An efficient first order sigma delta modulator has been designed in circuit level, considering the possible non-idealities in 65 nm CMOS technology. This study at first determines the non-idealities of sigma delta modulator. The non-idealities investigated here are clock jitter noise that effects th...

詳細記述

保存先:
書誌詳細
主要な著者: Amin, N., Guan, G.C., Ahmad, I.
フォーマット:
出版事項: 2017
オンライン・アクセス:http://dspace.uniten.edu.my:8080/jspui/handle/123456789/5282
タグ: タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!

類似資料