An efficient first order sigma delta modulator design
An efficient first order sigma delta modulator has been designed in circuit level, considering the possible non-idealities in 65 nm CMOS technology. This study at first determines the non-idealities of sigma delta modulator. The non-idealities investigated here are clock jitter noise that effects th...
Saved in:
Main Authors: | Amin, N., Guan, G.C., Ahmad, I. |
---|---|
格式: | |
出版: |
2017
|
在线阅读: | http://dspace.uniten.edu.my:8080/jspui/handle/123456789/5282 |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
Behavioural simulation of 2nd order Sigma Delta modulator
由: Hasim H.F., et al.
出版: (2023) -
A low-cost first-order sigma-delta converter design and analysis
由: Ya, Ma Li, et al.
出版: (2011) -
A comparison between two different FPGA-based topologies of first order sigma-delta modulator
由: Hamadani, Maral Faghani, et al.
出版: (2015) -
Sigma delta modulation for multilevel inverter
由: Choe, Felani Stefanzie @ Felani Syahnizam
出版: (2010) -
Design and analysis of a first-order sigma-delta analog-to-digital converter for MEMS resistive sensor
由: Ma, Li Ya, et al.
出版: (2010)