Optimizing 35nm NMOS devices V TH and I LEAK by controlling active area and halo implantation dosage
CMOS transistor reaches physical and electrical limitations technology passes through the critical 90 nm gate size. Scaling down linearly to 35nm, the transistor electrical characteristics behave even more unpredictable. This can be seen with leakage current increasing exponentially as the physical...
Saved in:
| Main Authors: | , , , , , |
|---|---|
| Format: | Conference Proceeding |
| Published: |
2017
|
| Online Access: | http://dspace.uniten.edu.my:80/jspui/handle/123456789/5237 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|