Improved series resistance model for CMOS ESD diodes
Compact diode models normally available in commercial simulators like Spectre or HSPICE do not scale the series resistance with P-N distance. The standard diode models scale with drawn area, assuming the current is vertical. However the diodes used for ESD protection in CMOS are operating as lateral...
Saved in:
Main Authors: | Kamal N.B., Kordesch A.V., Ahmad I.B. |
---|---|
Other Authors: | 26633062900 |
Format: | Conference paper |
Published: |
2023
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
The study on the effects of varying Dopant concentration and Diffusion Time in the design of Silicon Avalanche Diode with minimum Vbr of 120v+20% by simulation
by: Yip Siew Ling
Published: (2008) -
Design of Pin Diode Detector
by: Md Yunus, Nurul Amziah
Published: (2001) -
The Impacts of Platinum Diffusion to the Reverse Recovery Lifetime of a High Power Diode Devices
by: C.M., Cheh, et al.
Published: (2020) -
ESD improvement in P-i-N diode through introducing a lighter and deeper anode junction
by: See, J. H., et al.
Published: (2017) -
ESD improvement in P-i-N diode through introducing a lighter and deeper anode junction
by: See, J. H., et al.
Published: (2017)