LFSR based hybrid pattern scheme achieving low power dissipation and high fault coverage
This paper presents a low hardware overhead scan- based test pattern generator (TPG) that can reduce switching activity in circuit under test (CUT) during test and also achieve very high fault coverage with reasonable lengths of test sequences. The proposed TPG is comprised of two TPGs: Seed selecte...
Saved in:
Main Authors: | Islam S.Z., Ali M.A.M. |
---|---|
Other Authors: | 55432804400 |
Format: | Conference paper |
Published: |
Institute of Electrical and Electronics Engineers Inc.
2023
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Implementation of low-cost reconfigurable external mixed-signal VLSI circuit testing system
by: Islam S.Z., et al.
Published: (2023) -
LFSR based fast seed selection technique reducing test time of I DDQ testing
by: Islam S.Z., et al.
Published: (2023) -
Removal of Pb(II) from wastewater by using chemically treated rice husk
by: Davamalar, Balasubramaniam
Published: (2016) -
Digital VLSI systems design: a design manual for implementation of projects on FPGAs and ASICs using verilog
by: Dr. S. Ramachandran
Published: (2020) -
Low cost touch screen using image processing
by: Nur Farah Hanis, Ahmad
Published: (2016)