類似資料

• Impact of different dose and angle in HALO structure for 45nm NMOS device
  著者:: Salehuddin F., 等
  出版事項: (2023)
• Modeling and optimizing of threshold voltage of 32nm NMOS transistor using L18 orthogonal array Taguchi method
  著者:: Elgomati H.A., 等
  出版事項: (2023)
• Modelling of process parameters for 32nm PMOS transistor using Taguchi method
  著者:: Elgomati H.A., 等
  出版事項: (2023)
• Statistical optimization for process parameters to reduce variability of 32 nm PMOS transistor threshold voltage
  著者:: Elgomati H.A., 等
  出版事項: (2023)
• Design and optimization of 22 nm gate length high-k/metal gate NMOS transistor
  著者:: Afifah Maheran A.H., 等
  出版事項: (2023)