Design and optimization of 22nm NMOS transistor
In this paper, we investigate the effects of four process parameters and two process noise parameters on the threshold voltage (V th) of a 22nm NMOS transistor. We used TiO 2 as the high-k material to replace the SiO 2 dielectric. The NMOS transistor was simulated using the fabrication tool ATHENA a...
Saved in:
| Main Authors: | , , , , , , |
|---|---|
| 其他作者: | |
| 格式: | Article |
| 出版: |
2023
|
| 主題: | |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|