A review on path collisions and resources usage in hybrid optical Network on Chip (HONoC)
Application specific integrated circuits; Bandwidth; Distributed computer systems; Fiber optic networks; Network architecture; Programmable logic controllers; Servers; System-on-chip; VLSI circuits; Distributed computations; High power consumption; Hybrid optical networks; Multi-core processor; path...
Saved in:
Main Authors: | Razali R.A., Othman M. |
---|---|
Other Authors: | 35146685400 |
Format: | Conference Paper |
Published: |
Institute of Electrical and Electronics Engineers Inc.
2023
|
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A review on path collisions and resources usage in hybrid optical network on chip (HONoC)
by: Razali, Rina Azlin, et al.
Published: (2015) -
Core-Based Testing of System-on-Chips Utilizing the Network-on-Chip Resources
by: Hussin, Fawnizu Azmadi, et al.
Published: (2008) -
Optical Routers Based On Microring Resonator For Optical Networks-On-Chip
by: Hazura, Haroon, et al.
Published: (2016) -
Collision avoidance path for pedestrian agent performing tawaf
by: Shuaibu, A.N., et al.
Published: (2014) -
Performance Optimization in Network-on-Chip (NoC) Architecture
by: Nurbaizura, Ramji, et al.
Published: (2014)