Power Optimization for Mesh Network-on-Chip Architecture: Multilevel Network Partitioning Approach
This paper presents a power optimization for mesh Network-on-Chip (NoC) architecture by using Multilevel Network Partitioning approach. Power consumption is reduced by re-dividing the large networks into few smaller partitions. This approach assigns excessively communicated Intellectual Property (IP...
Saved in:
| Main Authors: | , , , , , , |
|---|---|
| Format: | Proceeding |
| Language: | English |
| Published: |
2013
|
| Subjects: | |
| Online Access: | http://ir.unimas.my/id/eprint/41635/1/Power_Optimization_for_Mesh_Network_on_C.pdf http://ir.unimas.my/id/eprint/41635/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!