Design of buffer to drive large capacitive load with minimum delay
The intention of this project is to design a cascade of inverters, known as buffer to drive a large capacitance load with a minimum delay. When moving toward the load, the delay time can be significantly reduced by cascading N numbers of inverters. Each inverter for each stage is larger by width, W...
محفوظ في:
| المؤلف الرئيسي: | |
|---|---|
| التنسيق: | Final Year Project Report |
| اللغة: | English |
| منشور في: |
University Malaysia Sarawak, UNIMAS.
2004
|
| الموضوعات: | |
| الوصول للمادة أونلاين: | http://ir.unimas.my/id/eprint/2805/1/Khadijah%20Usaini%20ft.pdf http://ir.unimas.my/id/eprint/2805/ |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|