Design of buffer to drive large capacitive load with minimum delay
The intention of this project is to design a cascade of inverters, known as buffer to drive a large capacitance load with a minimum delay. When moving toward the load, the delay time can be significantly reduced by cascading N numbers of inverters. Each inverter for each stage is larger by width, W...
Saved in:
| Main Author: | |
|---|---|
| Format: | Final Year Project Report |
| Language: | English |
| Published: |
University Malaysia Sarawak, UNIMAS.
2004
|
| Subjects: | |
| Online Access: | http://ir.unimas.my/id/eprint/2805/1/Khadijah%20Usaini%20ft.pdf http://ir.unimas.my/id/eprint/2805/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | The intention of this project is to design a cascade of inverters, known as buffer to drive a large capacitance load with a minimum delay. When moving toward the load, the delay time can be significantly reduced by cascading N numbers of inverters. Each inverter for each stage is larger by width, W than the previous by a factor of stage ration, A. |
|---|