Design and implementation of embedded concurrent multiply-accumulate (MAC) functional units on FPGA for fast processing and accurate throughput
Access is limited to UniMAP community.
Saved in:
Main Author: | Mohd Azuan, Md Akhir |
---|---|
Other Authors: | Dr. Muataz Hameed Salih Al-Doori |
Format: | Learning Object |
Language: | English |
Published: |
Universiti Malaysia Perlis (UniMAP)
2016
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my:80/xmlui/handle/123456789/41804 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and realization of a high Speed Multiplier Accumulator (MAC) unit for low power applications
by: Mohd Nazri Md Rejab
Published: (2008) -
Low Power Multiplier Accumulator (MAC) unit using Multiple Threshold CMOS
by: Tang Fhan Thin
Published: (2008) -
Improved booth encoding for reduced area multiplier
by: Hussin, R., et al.
Published: (2009) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
by: Wan Hasan, Wan Zuha
Published: (2000) -
An efficient modified booth multiplier architecture
by: Razaidi, Hussin, et al.
Published: (2012)