Investigation on pattern based Algorithm for division by a constant number using Verilog code for optimization on the Nelust results
Even though sophisticated synthesis strategies are used for optimization (e.g. area and power consumption), the quality of the result heavily depends on the quality of the Register Transfer Level (RTL). For multiplication and division by a constant number that is power of 2 can be done using left sh...
Saved in:
Main Authors: | Fouziah Md Yassin, Ag Asri Ag Ibrahim, Zaturrawiah Ali Omar, Saturi Baco |
---|---|
Format: | Research Report |
Language: | English |
Published: |
Universiti Malaysia Sabah
2015
|
Subjects: | |
Online Access: | https://eprints.ums.edu.my/id/eprint/22892/1/Investigation%20on%20pattern%20based%20Algorithm%20for%20division%20by%20a%20constant%20number%20using%20Verilog%20code%20for%20optimization%20on%20the%20Nelust%20results.pdf https://eprints.ums.edu.my/id/eprint/22892/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Rounded off unsigned constant division using add-shift in verilog
by: Fouziah Md Yassin, et al.
Published: (2016) -
Facial Expression Effect on Signal Quality and the Attention Level of Mind wave
by: Fouziah Md Yassin, et al.
Published: (2021) -
The effect of color on the attention level
by: Fouziah Md Yassin, et al.
Published: (2021) -
Verilog code for car parking system / Anis Qistina Mohamad
Soffian
by: Mohamad Soffian, Anis Qistina
Published: (2020) -
Digital design : with an introduction to the verilog HDL, VHDL, and system Verilog
by: M. Morris Mano, Michael D. Ciletti
Published: (2020)