Nanowire NMOS Logic Inverter Characterization
This study is the first to demonstrate characteristics optimization of nanowire N-Channel Metal Oxide Semiconductor (NW-MOS) logic inverter. Noise margins and inflection voltage of transfer characteristics are used as limiting factors in this optimization. A computer-based model used to produce stat...
Saved in:
Main Author: | Naif, Yasir Hashim |
---|---|
Format: | Article |
Published: |
American Scientific Publishers
2016
|
Subjects: | |
Online Access: | http://umpir.ump.edu.my/id/eprint/12987/ http://www.aspbs.com/jnn/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Similar Items
-
Design And Characterization Of Silicon Nanowire Transistor And Logic Nanowire Inverter Circuits
by: Naif, Yasir Hashim
Published: (2013) -
A New Simulation Model for Nanowire-CMOS Inverter Circuit
by: Naif, Yasir Hashim
Published: (2016) -
Optimization of Nanowire Resistance Load Logic Inverter
by: Naif, Yasir Hashim, et al.
Published: (2015) -
Characterization of silicon nanowire transistor
by: Al Ariqi, Hani Taha, et al.
Published: (2019) -
Simulation, fabrication and characterization of NMOS transistor
by: Rifai, Damhuji
Published: (2006)