VHDL description for IP Engine / Zeliall Bathich
Developing hardware support for network layer protocol processing is a very complex and demanding task. However. for optimal performance hardware acceleration can be required. To cope with the situation. this project present a high-level design approach. which targets the development of configurable...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
2000
|
| Subjects: | |
| Online Access: | http://studentsrepo.um.edu.my/9932/1/Zeliall_Bathich_%2D_Academic_exercise.pdf http://studentsrepo.um.edu.my/9932/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | Developing hardware support for network layer protocol processing is a very complex and demanding task. However. for optimal performance hardware acceleration can be required. To cope with the situation. this project present a high-level design approach. which targets the development of configurable and reusable components. Therefore it obtains the integration of advanced tools for the development of the IP Engine into the design environment. This process is illustrated based on a TCP/IP header analysis and validation component for which initial performance results are presented. The development of this Engine is embedded in an approach to develop flexible and configurable protocol engines that can be optimized for specific application. By implementing the IP Engine in hardware it will help reducing communication bottlenecks replacing expensive software solutions. which are based on 32 bit processor cores. With its small footprint design it will improve low power-consumption. Highly cost-effective solution to Perform all protocol functions of TCP/IP and UDP/IP connections for sustained bit rates of up to 100 Mbps independent of packet payload sizes and other connection parameters. |
|---|