A VHDL implementation of bist technique in UART design / Muhd. Yamani Idna Idris
Saved in:
Main Author: | Muhd. Yamani, Idna Idris |
---|---|
Format: | Thesis |
Published: |
2002
|
Subjects: | |
Online Access: | http://studentsrepo.um.edu.my/10340/1/Muhd._Yamani_Idna_Idris.pdf http://studentsrepo.um.edu.my/10340/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A VHDL implementation of BIST technique in UART design / by Mohd. Yamani Idna bin Idris.
by: Idris, Mohd. Yamani Idna
Published: (2002) -
The design of Digital UART by using VHDL
by: Norhuzaimin, Julai, et al.
Published: (2009) -
FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation
by: Ahmad, Nabihah @ Nornabihah
Published: (2005) -
FPGA prototyping of universal asynchronous receiver-transmitter (UART) using altera VHDL implementation
by: Ahmad, Nabihah @ Nornabihah
Published: (2005) -
The determinants of housing price index / Erna Idna Suali
by: Suali, Erna Idna
Published: (2020)