Improved Q-Factor 3D Double-Layered On-Chip Resistor with Shielded Ground Conductor

In this paper, a double-layered structure to form an N-Well meander-line structure by added shielding grounded conductor to improve the quality factor on-chip resistors in high frequency operation is presented. An additionally added shielding ground conductor is applied to the proposed structure to...

Full description

Saved in:
Bibliographic Details
Main Authors: Wong, Goon Weng, Soin, Norhayati
Format: Article
Published: Taylor & Francis 2024
Subjects:
Online Access:http://eprints.um.edu.my/47176/
https://doi.org/10.1080/03772063.2023.2187464
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, a double-layered structure to form an N-Well meander-line structure by added shielding grounded conductor to improve the quality factor on-chip resistors in high frequency operation is presented. An additionally added shielding ground conductor is applied to the proposed structure to reduce the induced capacitance coupling. and substrate losses for further improvement of the Q factor were also presented. Sonnet EM simulation result validated that double-layered structure via the shielding ground conductor was effective to improve their quality factors by 37.8% from 1.209 to -0.752 and reducing capacitance coupling effect by 57.92% from 55.23fF to 23.24fF during operating frequency at 10 GHz compared with conventional N-Well meander-line resistors. A novel structure in the design of a double-layered on-chip resistor with a shielding grounded conductor showed that capacitance coupling of parasitic effect was reduced; therefore, a low Q factor in high-frequency operations was obtained.