Cost reduction in bottom-up hierarchical-based VLSI floorplanning designs
From the industrial perspective, floorplanning is a crucial step in the VLSI physical design process as its efficiency determines the quality and the time-to-market of the product. A new perturbation method, called Cull-and-Aggregate Bottom-up Floorplanner (CABF), which consists of culling and aggre...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Published: |
John Wiley & Sons
2015
|
| Subjects: | |
| Online Access: | http://eprints.um.edu.my/13947/ http://onlinelibrary.wiley.com/doi/10.1002/cta.1939/abstract |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|