Multi-sized output cache controllers / Mohd Naqib Johari
This thesis describes the design of a Multi-sized Output Cache Controller that will handle 2Kbyte 16 ways with 4 word block size cache. A cache controller is a device that used to sequences the read and write of the cache storage array [1]. Most of modern microprocessor is designed with multiple cor...
保存先:
第一著者: | Johari, Mohd Naqib |
---|---|
フォーマット: | 学位論文 |
言語: | English |
出版事項: |
2013
|
主題: | |
オンライン・アクセス: | https://ir.uitm.edu.my/id/eprint/102748/1/102748.pdf https://ir.uitm.edu.my/id/eprint/102748/ |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料
-
Multi-sized output cache controllers: article / Mohd Naqib Johari
著者:: Johari, Mohd Naqib
出版事項: (2013) -
Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches
著者:: Olanrewaju, Rashidah Funke, 等
出版事項: (2018) -
Performance evaluation of caching techniques for video on demand workload in named data network
著者:: Taher, Sadaq Jebur
出版事項: (2016) -
Output control devices : actuators
著者:: Tasnim, Rumana, 等
出版事項: (2011) -
Computerised personal identification number code controlled locking system / Mohd Asri Muhammad Ali
著者:: Muhammad Ali, Mohd Asri
出版事項: (1995)