Performance comparison of radix-based multiplier designs
Fast multiplication is used to replace the conventional multiplier to increase the performance and efficiency of the multiplier since multipliers are becoming more important in Digital Signal Processing. Multipliers designed in this project were the Radix-based Multiplier inclusive of Radix-2, Ra...
Saved in:
| Main Author: | |
|---|---|
| Format: | Final Year Project |
| Language: | English |
| Published: |
Universii Teknologi Petronas
2012
|
| Subjects: | |
| Online Access: | http://utpedia.utp.edu.my/8315/1/2011%20-%20Performance%20comparison%20of%20radix-based%20multiplier%20designs.pdf http://utpedia.utp.edu.my/8315/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | Fast multiplication is used to replace the conventional multiplier to increase the performance and
efficiency of the multiplier since multipliers are becoming more important in Digital Signal
Processing. Multipliers designed in this project were the Radix-based Multiplier inclusive of
Radix-2, Radix-4, Radix-8, Radix-16 and Radix-32 Booth Encoding multipliers. These Radixbased
multipliers are able to increase the compression time, contribute to a great savings in
silicon area and also the number of stages to be added that is known as speed. The speed and the
partial products in these Radix-based multipliers reduced significantly compared to the common
addition and shift multiplication.
In this Final Year Project, the Radix-based Booth Encoding multipliers were designed, logic
simulation was conducted and logic synthesize was performed to obtain the area and timing. The
relative performance of each multiplier was compared to determine the suitable type of Digital
Signal Processing applications in terms of its speed and area performances.
The Project began by defming the problem statement and identifying the objectives and
outcomes of the project. Next, the Radix-based multipliers were designed using Verilog
Hardware Description Language. It was then logic simulated using Modelsim, simulation
software produced by Mentor Graphics to verify the multiplier designs created. Then, the designs
were synthesized in Leonardo Spectrum to obtain the performance parameters such as area and
timing of the Radix-based multipliers. The synthesis process was done by synthesizing it in
TSMC 0.35-microns ASIC standard cell library.
An analysis of the performance obtained were then compared in order to determine whi~h type
of Radix-based multipliers give better results in different aspects of performances. The
performance of Radix-based designs will then be compared to the five other multiplier designs
performances created previously by Chris Lee inclusive of Array, Wallace, Dadda and ReducedArea
multipliers. The Project ended with a conclusion and recommendations. |
|---|