'Bit-level non-destructive arbitration ofCAN controllers'
This report is written as part of the requirement of Final Year Project in progress. The title; "Bit-level non-destructive arbitration of CAN controllers" was selected by the author from a selection of titles provided by lecturers and approved by the Final Year Project (FYP) committee....
Saved in:
| Main Author: | |
|---|---|
| Format: | Final Year Project |
| Language: | English |
| Published: |
Universiti Teknologi Petronas
2004
|
| Subjects: | |
| Online Access: | http://utpedia.utp.edu.my/7908/1/2004%20Bachelor%20-%20Bit-Level%20Non-Destructive%20Arbitration%20Of%20Can%20Controllers.pdf http://utpedia.utp.edu.my/7908/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | This report is written as part of the requirement of Final Year Project in progress. The
title; "Bit-level non-destructive arbitration of CAN controllers" was selected by the
author from a selection of titles provided by lecturers and approved by the Final Year
Project (FYP) committee.
Chapter 1 of the report presented a brief overview on the project scope and concepts
applied. 11 gave some i ntroduction and a b rief history on Controller Area Network
(CAN). The problem statement which leads to the implementation of the project has
also been highlighted. The objective of the project has also been defined in this
section in which the main aim of this project is have an FPGA implementation of a
CAN controller which will be able to demonstrate the non-destructive arbitration
operation when sending messages across the bus. Chapter 2 of the report discussed
more on CAN in general. It explained on the CAN protocol and the principle used in
the network. CAN in general is divided into three layers which is the Object Layer,
Physical Layer and Transfer Layer. Each layer has its corresponding tasks or
functionality in data/message handling within the network. In network data
transmission, CAN uses a method known as Carrier Sense, Multiple Access with
Collision Detect (CSMA/CD) but with the enhanced capability of non-destructive
bitwise arbitration to handle message collision to deliver maximum use of the
available capacity of the bus.
In Chapter 3, the methodology used in implementing the project has been identified.
The methodology schedule is based on the Gantt chart (Appendix A), The FPGA
design flow used to program into the design into the FPGA chip has also been
presented. In Chapter 4, some discussions and findings of CAN especially in the bitlevel
arbitration process of CAN has been discussed. The Register Transfer Level
(RTL) simulation results and the Logic Analyzer captured output waveform has been
analyzed and verified. The last section consists of the conclusion and some
recommendations to improve on the design. |
|---|