Studies to improve the process of Decoding Rateless Erasure Code with Highly-Parallel GPU Architecture
Saved in:
Main Author: | Chong, Sin Ran |
---|---|
Format: | Final Year Project / Dissertation / Thesis |
Published: |
2018
|
Online Access: | http://eprints.utar.edu.my/2954/1/ESA%2D2018%2D1600306%2D1.pdf http://eprints.utar.edu.my/2954/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Rateless Erasure Codes for Short Messages Transmission
by: Chong, Zan Kai
Published: (2016) -
Accelerating Erasure Code with Multi-Processing
by: Loh, Hong Khai
Published: (2016) -
Review of rateless-network-coding-based packet protection in wireless sensor networks
by: Shahidan, Ahmad, et al.
Published: (2015) -
A Review on Parallel Medical Image Processing on GPU
by: Khor, Hui Liang, et al.
Published: (2015) -
Performance of CPU_GPU parallel architecture on segmentation and geometrical features extraction of Malaysian herb leaves
by: Hadi, N. A., et al.
Published: (2022)