Cover Image

Studies to improve the process of Decoding Rateless Erasure Code with Highly-Parallel GPU Architecture

Saved in:
Bibliographic Details
Main Author: Chong, Sin Ran
Format: Final Year Project / Dissertation / Thesis
Published: 2018
Online Access:http://eprints.utar.edu.my/2954/1/ESA%2D2018%2D1600306%2D1.pdf
http://eprints.utar.edu.my/2954/
Tags: Add Tag
No Tags, Be the first to tag this record!
id my-utar-eprints.2954
record_format eprints
spelling my-utar-eprints.29542019-03-21T18:17:57Z Studies to improve the process of Decoding Rateless Erasure Code with Highly-Parallel GPU Architecture Chong, Sin Ran 2018-04 Final Year Project / Dissertation / Thesis NonPeerReviewed application/pdf http://eprints.utar.edu.my/2954/1/ESA%2D2018%2D1600306%2D1.pdf Chong, Sin Ran (2018) Studies to improve the process of Decoding Rateless Erasure Code with Highly-Parallel GPU Architecture. Master dissertation/thesis, UTAR. http://eprints.utar.edu.my/2954/
institution Universiti Tunku Abdul Rahman
building UTAR Library
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Tunku Abdul Rahman
content_source UTAR Institutional Repository
url_provider http://eprints.utar.edu.my
format Final Year Project / Dissertation / Thesis
author Chong, Sin Ran
spellingShingle Chong, Sin Ran
Studies to improve the process of Decoding Rateless Erasure Code with Highly-Parallel GPU Architecture
author_facet Chong, Sin Ran
author_sort Chong, Sin Ran
title Studies to improve the process of Decoding Rateless Erasure Code with Highly-Parallel GPU Architecture
title_short Studies to improve the process of Decoding Rateless Erasure Code with Highly-Parallel GPU Architecture
title_full Studies to improve the process of Decoding Rateless Erasure Code with Highly-Parallel GPU Architecture
title_fullStr Studies to improve the process of Decoding Rateless Erasure Code with Highly-Parallel GPU Architecture
title_full_unstemmed Studies to improve the process of Decoding Rateless Erasure Code with Highly-Parallel GPU Architecture
title_sort studies to improve the process of decoding rateless erasure code with highly-parallel gpu architecture
publishDate 2018
url http://eprints.utar.edu.my/2954/1/ESA%2D2018%2D1600306%2D1.pdf
http://eprints.utar.edu.my/2954/
_version_ 1646031051423744000
score 13.211869

Similar Items