Multi-bit error control coding with limited correction for high-performance and energy- efficient network on chip
In the presence of deep submicron noise, providing reliable and energy-efficient network on-chip operation is becoming a challenging objective. In this study, the authors propose a hybrid automatic repeat request (HARQ)-based coding scheme that simultaneously reduces the crosstalk induced bus delay...
Saved in:
| Main Authors: | , , , , |
|---|---|
| Format: | Article |
| Language: | en |
| Published: |
Institution of Engineering and Technology
2019
|
| Online Access: | http://psasir.upm.edu.my/id/eprint/81436/1/Multi-bit%20error%20control%20coding%20with%20limited%20correction%20for%20high-performance%20and%20energy-%20efficient%20network%20on%20chip.pdf http://psasir.upm.edu.my/id/eprint/81436/ https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2018.5282 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Internet
http://psasir.upm.edu.my/id/eprint/81436/1/Multi-bit%20error%20control%20coding%20with%20limited%20correction%20for%20high-performance%20and%20energy-%20efficient%20network%20on%20chip.pdfhttp://psasir.upm.edu.my/id/eprint/81436/
https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2018.5282