A bit-serial sum of absolute difference accelerator for variable block size motion estimation of H.264
Bit-serial architectures offer a number of attractive features over their bit-parallel counterparts such as smaller area cost, lower density interconnection, a reduced number of pins, higher clock frequency, simpler routing and etc. These attractive features make them suitable for using in VLSI desi...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Conference or Workshop Item |
| Published: |
2009
|
| Subjects: | |
| Online Access: | http://eprints.um.edu.my/2236/ http://apps.webofknowledge.com/full_record.do?product=WOS&search_mode=Refine&qid=2&SID=T287872nNALPHKGeEdJ&page=14&doc=131&cacheurlFromRightClick=no |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|