Designing clock generator and BCD counter for a frequency counter using VHDL / Mohd Firdaus Ahmad
This paper presents a development of a frequency counter using VHDL under Xilinx environment. This frequency counter is based on the premise of counting the incoming known frequency's rising edge for digital signal as a predetermined fixed amount of time, or GATE. The circuit is partitioned in...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | en |
| Published: |
2005
|
| Subjects: | |
| Online Access: | https://ir.uitm.edu.my/id/eprint/102741/1/102741.pdf https://ir.uitm.edu.my/id/eprint/102741/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|