Performance analysis of reverse recovery minimization effects in DC/DC converter using PSPICE
In this paper, the minimization of the reverse recovery effects in the power diode as part of the effort to reduce the power loss in the circuit will be investigated. An inductive chopper circuit using CoolMOS power switch is set up to serve as the platform for investigation. This report will presen...
保存先:
| 主要な著者: | , , , |
|---|---|
| フォーマット: | Conference or Workshop Item |
| 出版事項: |
2007
|
| 主題: | |
| オンライン･アクセス: | http://eprints.utp.edu.my/271/1/paper.pdf http://www.scopus.com/inward/record.url?eid=2-s2.0-54949091935&partnerID=40&md5=0abe51dde371e4b60a87ee0353de8fca http://eprints.utp.edu.my/271/ |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
| 要約: | In this paper, the minimization of the reverse recovery effects in the power diode as part of the effort to reduce the power loss in the circuit will be investigated. An inductive chopper circuit using CoolMOS power switch is set up to serve as the platform for investigation. This report will present how the variations of the parameters values in the inductive load chopper circuit will affect the diode's reverse recovery characteristics. The parameters considered are the gate drive, duty ratio, CoolMOS switching frequency and operating temperature. PSPICE device simulation model using SPW11N60C2 (600V/11A) CoolMOS and IDP09E60 (600V/9A) power diode are used to investigate the impact of each parameter on the reverse recovery effects. The switching frequency affects the total energy loss, E<sub>loss</sub> more significantly than the factors of temperature, gate resistance and duty ratio, D among all the four factors simulated in the investigation.
|
|---|