Cover Image

Bio-inspired fault tolerant network on chip

Saved in:

Bibliographic Details
Main Authors:	Hussin, Fawnizu Azmadi, Hamid, Nor Hisham
Format:	Article
Published:	2017
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://www.sciencedirect.com/science/article/pii/S0167926017302420#! http://eprints.utp.edu.my/12341/
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Bio-inspired Network on Chip Fault Tolerant Techniques using Guaranteed Throughput and Best Effort Services
by: Javed Sethi, Muhammad Athar
Published: (2017)

Bio-inspired fault tolerant network on chip
by: Sethi, M.A.J., et al.
Published: (2017)

Review of Network on Chip Architectures
by: Hussin, Fawnizu Azmadi, et al.
Published: (2017)

Bio-inspired NoC fault tolerant techniques
by: Sethi, Muhammad Athar Javed, et al.
Published: (2014)

Biologically Inspired Network on Chip Fault Tolerant Algorithm Using Time Division Multiplexing
by: Sethi, Muhammad Athar Javed, et al.
Published: (2016)

Synaptogenesis based bio-inspired NoC fault tolerant interconnects
by: Sethi, Muhammad Athar Javed, et al.
Published: (2013)

Bio-inspired NoC fault tolerant techniques using guaranteed throughput and best effort services
by: Sethi, Muhammad Athar Javed, et al.
Published: (2016)

Network-on-chip fault detection and router self-test
by: Wan Sallehuddin, Wan Mohd. Amir Haris
Published: (2014)

Fault Tolerance for Complex System
by: Chan, Shi Jing, et al.
Published: (2016)

Bio-inspired network on chip having both guaranteed throughput and best effort services using fault-tolerant algorithm
by: Sethi, M.A.J., et al.
Published: (2018)

Bio-inspired network on chip having both guaranteed throughput and best effort services using fault-tolerant algorithm
by: Sethi, M.A.J., et al.
Published: (2018)

Fault tolerance in Dynamic Cluster-Based Wireless Sensor Network
by: Zeb, Asim, et al.
Published: (2015)

Core-Based Testing of Multiprocessor System-on-Chips Utilizing Hierarchical Functional Buses
by: Hussin, Fawnizu Azmadi, et al.
Published: (2007)

Biologically inspired network on chip fault tolerant algorithm using time division multiplexing
by: Sethi, M.A.J., et al.
Published: (2017)

Rating Issues in Fault Tolerant PMSM
by: Raminosoa, Tsarafidy, et al.
Published: (2009)

Analysis and performance evaluation of a fault-tolerant multistage interconnection network
by: Hui, Seng Kheong
Published: (2003)

Adaptive online fault detection on network-on-chip based on packet logging mechanism
by: Loo, Ling Kim
Published: (2015)

NBTI-induced 8-Bit DAC circuit mismatch in System-On-Chip (SoC)
by: Abdul Latif, Mohd Azman, et al.
Published: (2011)

Improvised Reliability Tool for Fault Tolerance Computation
by: Agamamedov, Akmurat
Published: (2014)

IDVP (Intra-Die Variation Probe) for System-On-Chip (SoC) Infant Mortality Screen
by: Abdul Latif, Mohd Azman, et al.
Published: (2011)

Fault-tolerant control of 3-phase im drive (speed-sensor fault and open-phase fault)
by: Jannati, M., et al.
Published: (2016)

Cost-Efficient Fault-Tolerant Decoder for Hybrid Nanoelectronic Memories
by: Haron, Nor Zaidi, et al.
Published: (2011)

Cost-Efficient Fault-Tolerant Decoder for Hybrid Nanoelectronic Memories
by: Haron, Nor Zaidi, et al.
Published: (2011)

Fault Tolerant Architecture for Continuous Operation of Motor Controller
by: Mohd Nazlee, Anas
Published: (2013)

Detectability Analysis for Resistive Open Faults with Dynamic Supply Voltage Scaling Awareness
by: Mohammadat, Mohamed Tag Elsir, et al.
Published: (2011)

Fault tolerant control for sensor fault of a single-link flexible manipulator system
by: Abd. Latip, Siti Fadilah, et al.
Published: (2016)

Performance Evaluation Of Nonlinear Automated Model Generation Approaches For High Level Fault Modeling
by: Malik, Aamir Saeed, et al.
Published: (2012)

Redundant Residue Number System Code for Fault-Tolerant Hybrid Memories
by: Haron, Nor Zaidi
Published: (2011)

OPTIMIZING WIRELESS MESH NETWORK DEPLOYMENT USING FAULT-TOLERANT ROUTING AND HYBRID METAHEURISTIC TECHNIQUE
by: ABDULRAB, HAKIM QAID ABDULLAH
Published: (2024)

Redundant Residue Number System Code for Fault-Tolerant Hybrid Memories
by: Haron, Nor Zaidi, et al.
Published: (2011)

Synaptogenesis based bio-inspired NoC fault tolerant interconnects
by: Sethi, M.A.J., et al.
Published: (2013)

High-performance, fault-tolerant architecture for reliable hybrid nanolectronic memories
by: Haron, Nor Zaidi, et al.
Published: (2012)

Fault-tolerant power extraction strategy for photovoltaic energy systems
by: Boutasseta, Nadir, et al.
Published: (2018)

Rotor losses in fault-tolerant permanent magnet synchronous machines
by: Raminosoa, Tsarafidy, et al.
Published: (2011)

A Gradient Coprocessor of Optical Flow: A hardware co-simulation using FPGA based on MAC-DA
by: Rustam, Ruzali, et al.
Published: (2011)

Fault tolerant power converter topologies for PMSM drives in aerospace applications
by: Khwan-on, Sudarat, et al.
Published: (2009)

A fault-tolerant multi-path multi-channel routing protocol for Cognitive Radio Ad Hoc Networks
by: Che-Aron, Zamree, et al.
Published: (2015)

Fault tolerance of asymmetrical six-phase induction machine during single open circuit fault to three open circuit faults using GUI
by: Rahman, Ungku Mohamed Ismail Adrian Ungku Abdul, et al.
Published: (2020)

Review on bio-inspired algorithms approach to solve assembly line balancing problem
by: Noorazliza, Sulaiman, et al.
Published: (2019)

Network on chip prototyping and emulation
by: Tay, Huey Fen
Published: (2010)