Staff View: A wide-range programmable frequency synthesizer based on a finite state machine filter

A wide-range programmable frequency synthesizer based on a finite state machine filter

In this article, an FPGA-based design and implementation of a fully digital wide-range programmable frequency synthesizer based on a finite state machine filter is presented. The advantages of the proposed architecture are that, it simultaneously generates a high frequency signal from a low frequenc...

Full description

Saved in:

Bibliographic Details
Main Authors:	Alser, Mohammed H., Assaad, Maher M., Hussin, Fawnizu Azmadi
Format:	Article
Published:	Taylor & Francis 2012
Online Access:	http://eprints.utp.edu.my/11944/1/A%20wide%20range%20programmable%20frequency%20synthesizer%20based%20on%20a%20finite%20state%20machine%20filter.pdf http://eprints.utp.edu.my/11944/
Tags:	Add Tag No Tags, Be the first to tag this record!

id	my.utp.eprints.11944
record_format	eprints
spelling	my.utp.eprints.119442017-01-19T08:21:54Z A wide-range programmable frequency synthesizer based on a finite state machine filter Alser, Mohammed H. Assaad, Maher M. Hussin, Fawnizu Azmadi In this article, an FPGA-based design and implementation of a fully digital wide-range programmable frequency synthesizer based on a finite state machine filter is presented. The advantages of the proposed architecture are that, it simultaneously generates a high frequency signal from a low frequency reference signal (i.e. synthesising), and synchronising the two signals (signals have the same phase, or a constant difference) without jitter accumulation issue. The architecture is portable and can be easily implemented for various platforms, such as FPGAs and integrated circuits. The frequency synthesizer circuit can be used as a part of SERDES devices in intra/inter chip communication in system-on-chip (SoC). The proposed circuit is designed using Verilog language and synthesized for the Altera DE2-70 development board, with the Cyclone II (EP2C35F672C6) device on board. Simulation and experimental results are included; they prove the synthesizing and tracking features of the proposed architecture. The generated clock signal frequency of a range from 19.8 MHz to 440 MHz is synchronized to the input reference clock with a frequency step of 0.12 MHz. Taylor & Francis 2012 Article PeerReviewed application/pdf http://eprints.utp.edu.my/11944/1/A%20wide%20range%20programmable%20frequency%20synthesizer%20based%20on%20a%20finite%20state%20machine%20filter.pdf Alser, Mohammed H. and Assaad, Maher M. and Hussin, Fawnizu Azmadi (2012) A wide-range programmable frequency synthesizer based on a finite state machine filter. International Journal of Electronics, 100 (11). pp. 1546-1556. ISSN 1362-3060 http://eprints.utp.edu.my/11944/
institution	Universiti Teknologi Petronas
building	UTP Resource Centre
collection	Institutional Repository
continent	Asia
country	Malaysia
content_provider	Universiti Teknologi Petronas
content_source	UTP Institutional Repository
url_provider	http://eprints.utp.edu.my/
description	In this article, an FPGA-based design and implementation of a fully digital wide-range programmable frequency synthesizer based on a finite state machine filter is presented. The advantages of the proposed architecture are that, it simultaneously generates a high frequency signal from a low frequency reference signal (i.e. synthesising), and synchronising the two signals (signals have the same phase, or a constant difference) without jitter accumulation issue. The architecture is portable and can be easily implemented for various platforms, such as FPGAs and integrated circuits. The frequency synthesizer circuit can be used as a part of SERDES devices in intra/inter chip communication in system-on-chip (SoC). The proposed circuit is designed using Verilog language and synthesized for the Altera DE2-70 development board, with the Cyclone II (EP2C35F672C6) device on board. Simulation and experimental results are included; they prove the synthesizing and tracking features of the proposed architecture. The generated clock signal frequency of a range from 19.8 MHz to 440 MHz is synchronized to the input reference clock with a frequency step of 0.12 MHz.
format	Article
author	Alser, Mohammed H. Assaad, Maher M. Hussin, Fawnizu Azmadi
spellingShingle	Alser, Mohammed H. Assaad, Maher M. Hussin, Fawnizu Azmadi A wide-range programmable frequency synthesizer based on a finite state machine filter
author_facet	Alser, Mohammed H. Assaad, Maher M. Hussin, Fawnizu Azmadi
author_sort	Alser, Mohammed H.
title	A wide-range programmable frequency synthesizer based on a finite state machine filter
title_short	A wide-range programmable frequency synthesizer based on a finite state machine filter
title_full	A wide-range programmable frequency synthesizer based on a finite state machine filter
title_fullStr	A wide-range programmable frequency synthesizer based on a finite state machine filter
title_full_unstemmed	A wide-range programmable frequency synthesizer based on a finite state machine filter
title_sort	wide-range programmable frequency synthesizer based on a finite state machine filter
publisher	Taylor & Francis
publishDate	2012
url	http://eprints.utp.edu.my/11944/1/A%20wide%20range%20programmable%20frequency%20synthesizer%20based%20on%20a%20finite%20state%20machine%20filter.pdf http://eprints.utp.edu.my/11944/
_version_	1738655991948378112
score	13.211869

A wide-range programmable frequency synthesizer based on a finite state machine filter

Similar Items