High speed – energy efficient successive approximation analog to digital converter using tri-level switching
This thesis reports issues and design methods used to achieve high-speed and high-resolution Successive Approximation Register analog to digital converters (SAR ADCs). A major drawback of this technique relates to the mismatch in the binary ratios of capacitors which causes nonlinearity. Another iss...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2015
|
| Subjects: | |
| Online Access: | http://eprints.utm.my/id/eprint/77897/1/SaharSarafiPFKE2015.pdf http://eprints.utm.my/id/eprint/77897/ http://dms.library.utm.my:8080/vital/access/manager/Repository/vital:95147 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!