Formal Verification of Logic Control Systems with Nondeterministic Behaviors

This paper describes a formal modeling and verification of an arm pick-and-place system, in which nondeterministic behaviors of the arm state condition and timer function blocks are applied. We design an appropriate PLC program using a ladder diagram (LD) for the arm pick-and-place operation and app...

全面介绍

Saved in:
书目详细资料
Main Authors: Alwi, Saifulza, Yasutaka, Fujimoto
格式: Article
语言:English
出版: The Institute of Electrical Engineers of Japan 2013
主题:
在线阅读:http://eprints.utem.edu.my/id/eprint/11248/1/_pdf
http://eprints.utem.edu.my/id/eprint/11248/
https://www.jstage.jst.go.jp/article/ieejjia/2/6/2_306/_article
标签: 添加标签
没有标签, 成为第一个标记此记录!

相似书籍