Method For Validating The Integrity Of Clock Network Signal In Fpga Device

Saved in:
Bibliographic Details
Main Author: Bakar, Maya Abu
Format: Thesis
Language:English
Published: 2015
Subjects:
Online Access:http://eprints.usm.my/41500/1/MAYA_BINTI_ABU_BAKAR_24_Pages.pdf
http://eprints.usm.my/41500/
Tags: Add Tag
No Tags, Be the first to tag this record!
id my.usm.eprints.41500
record_format eprints
spelling my.usm.eprints.41500 http://eprints.usm.my/41500/ Method For Validating The Integrity Of Clock Network Signal In Fpga Device Bakar, Maya Abu TK7800-8360 Electronics 2015 Thesis NonPeerReviewed application/pdf en http://eprints.usm.my/41500/1/MAYA_BINTI_ABU_BAKAR_24_Pages.pdf Bakar, Maya Abu (2015) Method For Validating The Integrity Of Clock Network Signal In Fpga Device. Masters thesis, Universiti Sains Malaysia.
institution Universiti Sains Malaysia
building Hamzah Sendut Library
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Sains Malaysia
content_source USM Institutional Repository
url_provider http://eprints.usm.my/
language English
topic TK7800-8360 Electronics
spellingShingle TK7800-8360 Electronics
Bakar, Maya Abu
Method For Validating The Integrity Of Clock Network Signal In Fpga Device
format Thesis
author Bakar, Maya Abu
author_facet Bakar, Maya Abu
author_sort Bakar, Maya Abu
title Method For Validating The Integrity Of Clock Network Signal In Fpga Device
title_short Method For Validating The Integrity Of Clock Network Signal In Fpga Device
title_full Method For Validating The Integrity Of Clock Network Signal In Fpga Device
title_fullStr Method For Validating The Integrity Of Clock Network Signal In Fpga Device
title_full_unstemmed Method For Validating The Integrity Of Clock Network Signal In Fpga Device
title_sort method for validating the integrity of clock network signal in fpga device
publishDate 2015
url http://eprints.usm.my/41500/1/MAYA_BINTI_ABU_BAKAR_24_Pages.pdf
http://eprints.usm.my/41500/
_version_ 1643710239128682496
score 13.211869