Design Rule Check To Validate Option Metal And Via For A Preprogrammed Layout Design
Transistor sizing had been scaled down to increase the number of transistors in a single chip which also leads to the variation of IP blocks. Consequently, the layout design becomes very complex and it is challenging to verify the layout design. Therefore, the option layer had been identified where...
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis |
| Language: | English |
| Published: |
2014
|
| Subjects: | |
| Online Access: | http://eprints.usm.my/41152/1/SUREINDRA_KUMAR_AL_OOTHAYER_KUMAR_24_Pages.pdf http://eprints.usm.my/41152/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|