Cover Image

Implementation Of Low Power Active Security

Integrated Chip (IC) security has been a big concern for companies and consumers as the number of counterfeit devices have increased tremendously. Many counter-measures have been taken to improve the chip security like anti-tamper mesh, glitch protection and encryptions. The current anti tamper mesh...

Full description

Saved in:
Bibliographic Details
Main Author: Krishnasamy, Raj Kumar
Format: Thesis
Language:English
Published: 2017
Subjects:
TK1-9971 Electrical engineering. Electronics. Nuclear engineering
Online Access:http://eprints.usm.my/39556/1/Raj_Kumar_Krishnasamy_24_Pages.pdf
http://eprints.usm.my/39556/
Tags: Add Tag
No Tags, Be the first to tag this record!
id my.usm.eprints.39556
record_format eprints
spelling my.usm.eprints.39556 http://eprints.usm.my/39556/ Implementation Of Low Power Active Security Krishnasamy, Raj Kumar TK1-9971 Electrical engineering. Electronics. Nuclear engineering Integrated Chip (IC) security has been a big concern for companies and consumers as the number of counterfeit devices have increased tremendously. Many counter-measures have been taken to improve the chip security like anti-tamper mesh, glitch protection and encryptions. The current anti tamper mesh usually runs on a single frequency and would consume a lot of power when the chip is idle. An inefficient mesh implementation would cause the die size to increase but the area protected would not be complete. This research will concentrate to make the anti-tamper mesh simple and secure yet, consumes low power. It uses the least resource in terms routing tracks and makes use of several operating frequencies to get the best of power consumption. The power number is compared using standard cell spice simulation numbers. The cells with reduced gate count and reduced frequency are compared with original settings using spice simulation number. The second experiment was done to compare the numbers from the spice simulations against power analysis tool. This is to ensure the spice simulation numbers reflect the power saving and to prove that the savings are real and can be even lower than estimated. Based on the experiments, it can be concluded that varying the frequencies of the active security mesh blocks and reduction of registers used can save power and still maintain the integrity of the active mesh. The spice simulation numbers are pessimistic and in power analysis, it is shown to be much lower. The total power saved by reducing the registers is 34.4%. When the registers and frequency are reduced, the total savings is about 96.6%. 2017 Thesis NonPeerReviewed application/pdf en http://eprints.usm.my/39556/1/Raj_Kumar_Krishnasamy_24_Pages.pdf Krishnasamy, Raj Kumar (2017) Implementation Of Low Power Active Security. Masters thesis, Universiti Sains Malaysia.
institution Universiti Sains Malaysia
building Hamzah Sendut Library
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Sains Malaysia
content_source USM Institutional Repository
url_provider http://eprints.usm.my/
language English
topic TK1-9971 Electrical engineering. Electronics. Nuclear engineering
spellingShingle TK1-9971 Electrical engineering. Electronics. Nuclear engineering
Krishnasamy, Raj Kumar
Implementation Of Low Power Active Security
description Integrated Chip (IC) security has been a big concern for companies and consumers as the number of counterfeit devices have increased tremendously. Many counter-measures have been taken to improve the chip security like anti-tamper mesh, glitch protection and encryptions. The current anti tamper mesh usually runs on a single frequency and would consume a lot of power when the chip is idle. An inefficient mesh implementation would cause the die size to increase but the area protected would not be complete. This research will concentrate to make the anti-tamper mesh simple and secure yet, consumes low power. It uses the least resource in terms routing tracks and makes use of several operating frequencies to get the best of power consumption. The power number is compared using standard cell spice simulation numbers. The cells with reduced gate count and reduced frequency are compared with original settings using spice simulation number. The second experiment was done to compare the numbers from the spice simulations against power analysis tool. This is to ensure the spice simulation numbers reflect the power saving and to prove that the savings are real and can be even lower than estimated. Based on the experiments, it can be concluded that varying the frequencies of the active security mesh blocks and reduction of registers used can save power and still maintain the integrity of the active mesh. The spice simulation numbers are pessimistic and in power analysis, it is shown to be much lower. The total power saved by reducing the registers is 34.4%. When the registers and frequency are reduced, the total savings is about 96.6%.
format Thesis
author Krishnasamy, Raj Kumar
author_facet Krishnasamy, Raj Kumar
author_sort Krishnasamy, Raj Kumar
title Implementation Of Low Power Active Security
title_short Implementation Of Low Power Active Security
title_full Implementation Of Low Power Active Security
title_fullStr Implementation Of Low Power Active Security
title_full_unstemmed Implementation Of Low Power Active Security
title_sort implementation of low power active security
publishDate 2017
url http://eprints.usm.my/39556/1/Raj_Kumar_Krishnasamy_24_Pages.pdf
http://eprints.usm.my/39556/
_version_ 1643709685876916224
score 13.211869

Similar Items