A 12-bit pseudo-differential current-source resistor-string hybrid digital-to-analogue converter with low pass rc filter.
Major concern in a high speed digital to analogue converter (DAC) is the occurrence of glitches which limiting the performance of the converter. As technology moving toward higher speed and smaller sizes, eliminating glitches is very important to ensure maximum performance of a DAC. Glitches limit m...
Saved in:
Main Author: | |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://eprints.usm.my/39362/1/AFIQAH_BINTI_RADIN_SALAMAT_24_Pages.pdf http://eprints.usm.my/39362/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
id |
my.usm.eprints.39362 |
---|---|
record_format |
eprints |
spelling |
my.usm.eprints.39362 http://eprints.usm.my/39362/ A 12-bit pseudo-differential current-source resistor-string hybrid digital-to-analogue converter with low pass rc filter. Radin Salamat , Afiqah TK1-9971 Electrical engineering. Electronics. Nuclear engineering Major concern in a high speed digital to analogue converter (DAC) is the occurrence of glitches which limiting the performance of the converter. As technology moving toward higher speed and smaller sizes, eliminating glitches is very important to ensure maximum performance of a DAC. Glitches limit maximum performance of a DAC especially in term of switching speed where it restrict the high speed performance of DAC. In some cases glitches can cause the converter to be unusable. This work discusses the design methodology to further improve glitches in the existing hybrid DAC with current-limited swing reduced driver circuit. The 12 bit hybrid DAC architectures is composed of 8-LSB binary-weighted resistor and 4-MSB thermometer coding in order to have optimize performance. The improved DAC design is accomplished by incorporating a Low Pass RC filter which function to attenuate the amplitude of the glitch that exceed the cutoff frequency, Fc . Simulation results shows that glitch impulse area was 9.1046pVs while peak glitch is only 1.08mV. This results indicates that this design achieves 70% improvement in glitch impulse area reduction compared with original version DAC and showing improvement of 47.71% compared to DAC with only current limited SRD. Overall, this project have successfully achieves lower glitch impulse are 2017 Thesis NonPeerReviewed application/pdf en http://eprints.usm.my/39362/1/AFIQAH_BINTI_RADIN_SALAMAT_24_Pages.pdf Radin Salamat , Afiqah (2017) A 12-bit pseudo-differential current-source resistor-string hybrid digital-to-analogue converter with low pass rc filter. Masters thesis, Universiti Sains Malaysia. |
institution |
Universiti Sains Malaysia |
building |
Hamzah Sendut Library |
collection |
Institutional Repository |
continent |
Asia |
country |
Malaysia |
content_provider |
Universiti Sains Malaysia |
content_source |
USM Institutional Repository |
url_provider |
http://eprints.usm.my/ |
language |
English |
topic |
TK1-9971 Electrical engineering. Electronics. Nuclear engineering |
spellingShingle |
TK1-9971 Electrical engineering. Electronics. Nuclear engineering Radin Salamat , Afiqah A 12-bit pseudo-differential current-source resistor-string hybrid digital-to-analogue converter with low pass rc filter. |
description |
Major concern in a high speed digital to analogue converter (DAC) is the occurrence of glitches which limiting the performance of the converter. As technology moving toward higher speed and smaller sizes, eliminating glitches is very important to ensure maximum performance of a DAC. Glitches limit maximum performance of a DAC especially in term of switching speed where it restrict the high speed performance of DAC. In some cases glitches can cause the converter to be unusable. This work discusses the design methodology to further improve glitches in the existing hybrid DAC with current-limited swing reduced driver circuit. The 12 bit hybrid DAC architectures is composed of 8-LSB binary-weighted resistor and 4-MSB thermometer coding in order to have optimize performance. The improved DAC design is accomplished by incorporating a Low Pass RC filter which function to attenuate the amplitude of the glitch that exceed the cutoff frequency, Fc . Simulation results shows that glitch impulse area was 9.1046pVs while peak glitch is only 1.08mV. This results indicates that this design achieves 70% improvement in glitch impulse area reduction compared with original version DAC and showing improvement of 47.71% compared to DAC with only current limited SRD. Overall, this project have successfully achieves lower glitch impulse are |
format |
Thesis |
author |
Radin Salamat , Afiqah |
author_facet |
Radin Salamat , Afiqah |
author_sort |
Radin Salamat , Afiqah |
title |
A 12-bit pseudo-differential current-source resistor-string hybrid digital-to-analogue converter with low pass rc filter. |
title_short |
A 12-bit pseudo-differential current-source resistor-string hybrid digital-to-analogue converter with low pass rc filter. |
title_full |
A 12-bit pseudo-differential current-source resistor-string hybrid digital-to-analogue converter with low pass rc filter. |
title_fullStr |
A 12-bit pseudo-differential current-source resistor-string hybrid digital-to-analogue converter with low pass rc filter. |
title_full_unstemmed |
A 12-bit pseudo-differential current-source resistor-string hybrid digital-to-analogue converter with low pass rc filter. |
title_sort |
12-bit pseudo-differential current-source resistor-string hybrid digital-to-analogue converter with low pass rc filter. |
publishDate |
2017 |
url |
http://eprints.usm.my/39362/1/AFIQAH_BINTI_RADIN_SALAMAT_24_Pages.pdf http://eprints.usm.my/39362/ |
_version_ |
1643709629763420160 |
score |
13.211869 |