FPGA implementation of variable precision Euclid’s GCD algorithm
Introduction: Euclid's algorithm is well-known for its efficiency and simple iterative to compute the greatest common divisor (GCD) of two non-negative integers. It contributes to almost all public key cryptographic algorithms over a finite field of arithmetic. This, in turn, has led to increas...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
American Society for Engineering Education
2017
|
| Online Access: | http://psasir.upm.edu.my/id/eprint/61918/1/FPGA%20implementation%20of%20variable%20precision%20Euclid%E2%80%99s%20GCD%20algorithm.pdf http://psasir.upm.edu.my/id/eprint/61918/ http://www.joetsite.com/fpga-implementation-of-variable-precision-euclids-gcd-algorithm/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| id |
my.upm.eprints.61918 |
|---|---|
| record_format |
eprints |
| spelling |
my.upm.eprints.619182019-02-27T06:56:16Z http://psasir.upm.edu.my/id/eprint/61918/ FPGA implementation of variable precision Euclid’s GCD algorithm Al-Haija, Qasem Abu Syed Ahmad Abdul Rahman, Sharifah Mumtazah Alfarran, Islam Introduction: Euclid's algorithm is well-known for its efficiency and simple iterative to compute the greatest common divisor (GCD) of two non-negative integers. It contributes to almost all public key cryptographic algorithms over a finite field of arithmetic. This, in turn, has led to increased research in this domain, particularly with the aim of improving the performance throughput for many GCD-based applications. Methodology: In this paper, we implement a fast GCD coprocessor based on Euclid's method with variable precisions (32-bit to 1024-bit). The proposed implementation was benchmarked using seven field programmable gate arrays (FPGA) chip families (i.e., one Altera chip and six Xilinx chips) and reported on four cost complexity factors: the maximum frequency, the total delay values, the hardware utilization and the total FPGA thermal power dissipation. Results: The results demonstrated that the XC7VH290T-2-HCG1155 and XC7K70T-2-FBG676 devices recorded the best maximum frequencies of 243.934 MHz down to 39.94 MHz for 32-bits with 1024-bit precisions, respectively. Additionally, it was found that the implementation with different precisions has utilized minimal resources of the target device, i.e., a maximum of 2% and 4% of device registers and look-up tables (LUT’s). Conclusions: These results imply that the design area is scalable and can be easily increased or embedded with many other design applications. Finally, comparisons with previous designs/implementations illustrate that the proposed coprocessor implementation is faster than many reported state-of-the-art solutions. This paper is an extended version of our conference paper [1]. American Society for Engineering Education 2017-10 Article PeerReviewed text en http://psasir.upm.edu.my/id/eprint/61918/1/FPGA%20implementation%20of%20variable%20precision%20Euclid%E2%80%99s%20GCD%20algorithm.pdf Al-Haija, Qasem Abu and Syed Ahmad Abdul Rahman, Sharifah Mumtazah and Alfarran, Islam (2017) FPGA implementation of variable precision Euclid’s GCD algorithm. Journal of Engineering Technology, 6. 410 - 422. ISSN 0747-9964 http://www.joetsite.com/fpga-implementation-of-variable-precision-euclids-gcd-algorithm/ |
| institution |
Universiti Putra Malaysia |
| building |
UPM Library |
| collection |
Institutional Repository |
| continent |
Asia |
| country |
Malaysia |
| content_provider |
Universiti Putra Malaysia |
| content_source |
UPM Institutional Repository |
| url_provider |
http://psasir.upm.edu.my/ |
| language |
English |
| description |
Introduction: Euclid's algorithm is well-known for its efficiency and simple iterative to compute the greatest common divisor (GCD) of two non-negative integers. It contributes to almost all public key cryptographic algorithms over a finite field of arithmetic. This, in turn, has led to increased research in this domain, particularly with the aim of improving the performance throughput for many GCD-based applications. Methodology: In this paper, we implement a fast GCD coprocessor based on Euclid's method with variable precisions (32-bit to 1024-bit). The proposed implementation was benchmarked using seven field programmable gate arrays (FPGA) chip families (i.e., one Altera chip and six Xilinx chips) and reported on four cost complexity factors: the maximum frequency, the total delay values, the hardware utilization and the total FPGA thermal power dissipation. Results: The results demonstrated that the XC7VH290T-2-HCG1155 and XC7K70T-2-FBG676 devices recorded the best maximum frequencies of 243.934 MHz down to 39.94 MHz for 32-bits with 1024-bit precisions, respectively. Additionally, it was found that the implementation with different precisions has utilized minimal resources of the target device, i.e., a maximum of 2% and 4% of device registers and look-up tables (LUT’s). Conclusions: These results imply that the design area is scalable and can be easily increased or embedded with many other design applications. Finally, comparisons with previous designs/implementations illustrate that the proposed coprocessor implementation is faster than many reported state-of-the-art solutions. This paper is an extended version of our conference paper [1]. |
| format |
Article |
| author |
Al-Haija, Qasem Abu Syed Ahmad Abdul Rahman, Sharifah Mumtazah Alfarran, Islam |
| spellingShingle |
Al-Haija, Qasem Abu Syed Ahmad Abdul Rahman, Sharifah Mumtazah Alfarran, Islam FPGA implementation of variable precision Euclid’s GCD algorithm |
| author_facet |
Al-Haija, Qasem Abu Syed Ahmad Abdul Rahman, Sharifah Mumtazah Alfarran, Islam |
| author_sort |
Al-Haija, Qasem Abu |
| title |
FPGA implementation of variable precision Euclid’s GCD algorithm |
| title_short |
FPGA implementation of variable precision Euclid’s GCD algorithm |
| title_full |
FPGA implementation of variable precision Euclid’s GCD algorithm |
| title_fullStr |
FPGA implementation of variable precision Euclid’s GCD algorithm |
| title_full_unstemmed |
FPGA implementation of variable precision Euclid’s GCD algorithm |
| title_sort |
fpga implementation of variable precision euclid’s gcd algorithm |
| publisher |
American Society for Engineering Education |
| publishDate |
2017 |
| url |
http://psasir.upm.edu.my/id/eprint/61918/1/FPGA%20implementation%20of%20variable%20precision%20Euclid%E2%80%99s%20GCD%20algorithm.pdf http://psasir.upm.edu.my/id/eprint/61918/ http://www.joetsite.com/fpga-implementation-of-variable-precision-euclids-gcd-algorithm/ |
| _version_ |
1643837624871288832 |
| score |
13.211869 |