Optimality of bus-invert coding
Dynamic power dissipation on I/O buses is an important issue for high-speed communication between chips. One can use coding techniques to reduce the number of transitions, which will reduce the dynamic power. Bus-invert coding is one popular technique for interchip buses, where the dominant contribu...
Saved in:
Main Authors: | Rokhani, Fakhrul Zaman, Kan, Wen Chih, Kieffer, John, Sobelman, Gerald E. |
---|---|
Format: | Article |
Language: | English English |
Published: |
Institute of Electrical and Electronics Engineers Inc.
2009
|
Online Access: | http://psasir.upm.edu.my/id/eprint/15953/1/Optimality%20of%20bus.pdf http://psasir.upm.edu.my/id/eprint/15953/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Bus energy consumption for multilevel signals
by: Rokhani, Fakhrul Zaman, et al.
Published: (2010) -
Interconnect area, delay and area-delay optimization for multi-level signaling on-chip bus
by: Mai, Yoong Ching, et al.
Published: (2010) -
Reliability analysis of multibit error correcting coding and comparison to hamming product code for on-chip interconnect
by: Chlaab, Asaad Kadhum, et al.
Published: (2020) -
Addressing fault tolerance in 4-PAM signaling by using block codes for on/off-chip communication
by: Forooshani, Arash Abtahi, et al.
Published: (2011) -
Lightweight hamming product code based multiple bit error correction coding scheme using shared resources for on chip interconnects
by: Chlaab, Asaad Kadhum, et al.
Published: (2020)