Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA

Monitoring and managing data from a remote asset to optimize maintenance and operation schedules using wireless communication have received more attention recently than before. Meanwhile, the rapid development of global system for mobile communication (GSM) systems makes communicating parties more v...

Full description

Saved in:
Bibliographic Details
Main Authors: Abbas Y.A., Jidin R., Jamil N., Z'aba M.R.
Other Authors: 56417806700
Format: Article
Published: Academic Journals Inc. 2023
Tags: Add Tag
No Tags, Be the first to tag this record!
id my.uniten.dspace-22974
record_format dspace
spelling my.uniten.dspace-229742023-05-29T14:13:50Z Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA Abbas Y.A. Jidin R. Jamil N. Z'aba M.R. 56417806700 6508169028 36682671900 24726154700 Monitoring and managing data from a remote asset to optimize maintenance and operation schedules using wireless communication have received more attention recently than before. Meanwhile, the rapid development of global system for mobile communication (GSM) systems makes communicating parties more vulnerable than ever to security attacks. The weaknesses in GSM security, such as flaws in implementation and cryptography algorithms, still need additional improvements and investigation to enhance the system performance in terms of security, cost and power consumption. In this study, a new security system design for securing GSM messaging with a lightweight PRINCE algorithm Intellectual Property (IP) Core using Field Programmable Gate Arrays (FPGA) is proposed. An energy and cost-efficient implementation of PRINCE algorithm implemented in an environment of a microprocessor system using XILINX FPGA board is developed. A complete microprocessor system is designed consisting of MicroBlaze processor, memory, serial communication and a PRINCE IP Core that can be contained in a single XILINX VIRTEX chip. The system can cipher the data using PRINCE algorithm on a VIRTEX-403 FPGA evaluation board and using GSM modems to communicate over a cellular network. Results show that the proposed design achieves a high speed of 31.765 MHz with a throughput of 2.032 Gbps at a low power consumption of 0.165 W and an efficiency of 2.126 Mbps per slice. � 2016 Yasir Amer Abbas et al. Final 2023-05-29T06:13:50Z 2023-05-29T06:13:50Z 2016 Article 10.3923/rjit.2016.17.28 2-s2.0-84962159402 https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962159402&doi=10.3923%2frjit.2016.17.28&partnerID=40&md5=c95fd7557f9a3072025c717bab52e15c https://irepository.uniten.edu.my/handle/123456789/22974 8 1-Feb 17 28 All Open Access, Bronze Academic Journals Inc. Scopus
institution Universiti Tenaga Nasional
building UNITEN Library
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Tenaga Nasional
content_source UNITEN Institutional Repository
url_provider http://dspace.uniten.edu.my/
description Monitoring and managing data from a remote asset to optimize maintenance and operation schedules using wireless communication have received more attention recently than before. Meanwhile, the rapid development of global system for mobile communication (GSM) systems makes communicating parties more vulnerable than ever to security attacks. The weaknesses in GSM security, such as flaws in implementation and cryptography algorithms, still need additional improvements and investigation to enhance the system performance in terms of security, cost and power consumption. In this study, a new security system design for securing GSM messaging with a lightweight PRINCE algorithm Intellectual Property (IP) Core using Field Programmable Gate Arrays (FPGA) is proposed. An energy and cost-efficient implementation of PRINCE algorithm implemented in an environment of a microprocessor system using XILINX FPGA board is developed. A complete microprocessor system is designed consisting of MicroBlaze processor, memory, serial communication and a PRINCE IP Core that can be contained in a single XILINX VIRTEX chip. The system can cipher the data using PRINCE algorithm on a VIRTEX-403 FPGA evaluation board and using GSM modems to communicate over a cellular network. Results show that the proposed design achieves a high speed of 31.765 MHz with a throughput of 2.032 Gbps at a low power consumption of 0.165 W and an efficiency of 2.126 Mbps per slice. � 2016 Yasir Amer Abbas et al.
author2 56417806700
author_facet 56417806700
Abbas Y.A.
Jidin R.
Jamil N.
Z'aba M.R.
format Article
author Abbas Y.A.
Jidin R.
Jamil N.
Z'aba M.R.
spellingShingle Abbas Y.A.
Jidin R.
Jamil N.
Z'aba M.R.
Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA
author_sort Abbas Y.A.
title Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA
title_short Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA
title_full Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA
title_fullStr Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA
title_full_unstemmed Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA
title_sort lightweight prince algorithm ip core for securing gsm messaging using fpga
publisher Academic Journals Inc.
publishDate 2023
_version_ 1806425545721774080
score 13.222552