Cover Image

Design and Implementation of Advanced Encryption Standard Using Verilog HDL

Encryption plays an important role in data security against third-party attacks and it is significant to safeguard sensitive data and personal information for the community. Within this era of technology, privacy and confidentiality are the essential considerations to be addressed as a result of the...

Full description

Saved in:

Bibliographic Details
Main Authors:	Shamsiah, Suhaili, Rene Brooke, Fredrick, Zainah, Md. Zain, Norhuzaimin, Julai
Format:	Article
Language:	English
Published:	Springer 2020
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://ir.unimas.my/id/eprint/36268/1/shamsiah%20Suhaili.pdf http://ir.unimas.my/id/eprint/36268/ https://www.springer.com/gp/book/9789811624056 https://doi.org/10.1007/978-981-16-2406-3
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Design and implementation of advanced encryption standard using verilog HDL
by: Shamsiah, Suhaili, et al.
Published: (2022)

Design and Implementation of MDS Hash Function Algorithm Using Verilog HDL
by: Shamsiah, Suhaili, et al.
Published: (2020)

Implementation of Verilog HDL in Calculator Design with FPGA Simulation
by: Shamsiah, Suhaili, et al.
Published: (2020)

DESIGN AND IMPLEMENTATION OF RIPEMD-160 HASH FUNCTION USING VERILOG HDL
by: Sharifah Azizah, Wan Alwi
Published: (2022)

Comparitive Study On Multiplier Algorithms using Verilog HDL
by: MOHD SAPLI, NUR SY AHADAH
Published: (2008)

Digital design : with an introduction to the verilog HDL, VHDL, and system Verilog
by: M. Morris Mano, Michael D. Ciletti
Published: (2020)

The RTL design of 32-BIT 5- stage pipeline risc processor using verilog HDL
by: Lim, Jonie Joo Nee
Published: (2008)

Digital design : with an introduction to the verilog hdl, 5th ed.
by: M. Morris Mano, Michael D. Ciletti
Published: (2020)

FPGA-based Implementation of SHA-256 with Improvement of Throughput using Unfolding Transformation
by: Shamsiah, Suhaili, et al.
Published: (2022)

The RTL design of 32-bit RISC processor using verilog HDL
by: Manab, Hafizul Hasni
Published: (2012)

Speed Efficient Hardware Implementation Of Advanced Encryption Standard (Aes)
by: Low, Chiau Thian
Published: (2017)

Towards Maximising Hardware Resources and Design Efficiency via High-Speed Implementation of HMAC based on SHA-256 Design
by: Shamsiah, Suhaili, et al.
Published: (2024)

Towards Maximising Hardware Resources and Design Efficiency via High-Speed Implementation of HMAC based on SHA-256 Design
by: Shamsiah, Suhaili, et al.
Published: (2024)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
by: Ismail, Mohd. Izuan
Published: (2006)

Comparative study on different type of multiplier in verilog HDL / Nik Ahmad Afnan Nik Azman
by: Nik Azman, Nik Ahmad Afnan
Published: (2018)

Throughput Enhancement of the RIPEMD-160 Design Using the Unfolding Transformation Technique
by: Shamsiah, Suhaili, et al.
Published: (2021)

Throughput Improvement of RIPEMD-160 Design using Unfolding Transformation Technique
by: Shamsiah, Suhaili, et al.
Published: (2022)

Comparative study on different type of multiplier in verilog HDL: article / Nik Ahmad Afnan Nik Azman
by: Nik Azman, Nik Ahmad Afnan
Published: (2018)

Implementing Gabor filter for fingerprint recognition system using FPGA Verilog HDL / Rosshidi Hezrimi Taharim
by: Taharim, Rosshidi Hezrimi
Published: (2008)

Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008)

IMPLEMENTATION OF FIR FILTERS IN HARDWARE DESCRIPTION LANGUAGE (HDL)
by: TONG KIN, WAH
Published: (2006)

New tool for converting high-level representations of finite state machines to verilog HDL
by: Masoumidezfouli, Seyedhossein, et al.
Published: (2017)

Designing A Game On FPGA Using Verilog
by: Loh, Yi Qhi
Published: (2020)

Implementation Of FPGA Based Encryption Chip Using VHD - Data Encryption Standard (DES) Algorithm
by: Lim, Mui Liang
Published: (2006)

Design of Completion Detectors in Asynchronous Communication System
by: Norhuzaimin, Julai, et al.
Published: (2020)

Advanced encryption standard (AES) coprocessor
by: Lim, Joo Song
Published: (2014)

Implementation of pipelined data encryption standard (DES) using altera CPLD
by: Teo, Pock Chueng, et al.
Published: (2000)

Implementation of optimized low pass filter for ECG filtering using verilog
by: Samsudin, Nooraisyah N., et al.
Published: (2022)

Design and simulate RISC-V processor using verilog
by: Ngu, David Teck Joung
Published: (2023)

Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)

Advanced Encryption Standard (AES)
by: Mahmood Al Dabbagh, Sufyan Salim, et al.
Published: (2011)

SOFT ERROR MITIGATION IN MEMORY SYSTEM
by: Norhuzaimin, Julai, et al.
Published: (2023)

Probability Formulation of Soft Error in Memory Circuit
by: Norhuzaimin, Julai, et al.
Published: (2023)

Implementation of (AES) Advanced Encryption Standard algorithm in communication application
by: Moh, Heng Huong
Published: (2014)

Verilog modelling of Modbus TCP at 100 mbps
by: Tan, Zhe Jie
Published: (2022)

Designing Gabor filter for fingerprint recognition using Verilog HDL / Abdul Hadi Abdul Razak, Adizul Ahmad and Mohd Faizul Md Idros
by: Abdul Razak, Abdul Hadi, et al.
Published: (2009)

CAR'S OBJECT DETECTION AND AVOIDANCE SIMULATION USING VERILOG
by: MOHAMAD ROSLAN, MOHD KHUWARIZMI
Published: (2007)

Verilog design of a 256-bit AES crypto processor core
by: Lai, Yit Pin
Published: (2007)

Accelerated Verilog Simulator Using Application Specific Microprocessor
by: Tan Tze Sin, Tze Sin
Published: (2017)

Design and implementation of lightweight encryption algorithm using prince cipher
by: Lee, Jiah Chun
Published: (2021)