The design of Digital UART by using VHDL
Organized by Kolej Universiti Kejuruteraan Utara Malaysia (KUKUM), 18th - 19th May 2005 at Putra Palace Hotel, Kangar.
Saved in:
Main Authors: | , , |
---|---|
Format: | Working Paper |
Language: | English |
Published: |
Kolej Universiti Kejuruteraan Utara Malaysia
2009
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/7107 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
id |
my.unimap-7107 |
---|---|
record_format |
dspace |
spelling |
my.unimap-71072009-08-28T02:09:06Z The design of Digital UART by using VHDL Norhuzaimin, Julai Lio Siang Peng, John Kismet, Hong Ping Integrated circuits VHDL (Computer hardware description language) Universal Asynchronous (Receiver Transmitter (UART) Data communication Telecommunications Organized by Kolej Universiti Kejuruteraan Utara Malaysia (KUKUM), 18th - 19th May 2005 at Putra Palace Hotel, Kangar. UART is acronym for Universal Asynchronous Receiver Transmitter and is used for data communication between two devices. The UART translates between parallel bits and serial bits of data. This means that only one bit can pass through over the single wire at a time. The bit will then be converted back into parallel bytes at the receiver. One way to model the UART is by using VHDL (Very High Speed Integrated circuit Hardware Description Language) that allows us to describe the function of the transmitter and receiver in a more behavioral manner. This paper will focus on the design of UART and how some bits errors can be detected. 2009-08-28T01:53:01Z 2009-08-28T01:53:01Z 2005-05-18 Working Paper p.65-69 http://hdl.handle.net/123456789/7107 en Proceedings of the 1st National Conference on Electronic Design Kolej Universiti Kejuruteraan Utara Malaysia |
institution |
Universiti Malaysia Perlis |
building |
UniMAP Library |
collection |
Institutional Repository |
continent |
Asia |
country |
Malaysia |
content_provider |
Universiti Malaysia Perlis |
content_source |
UniMAP Library Digital Repository |
url_provider |
http://dspace.unimap.edu.my/ |
language |
English |
topic |
Integrated circuits VHDL (Computer hardware description language) Universal Asynchronous (Receiver Transmitter (UART) Data communication Telecommunications |
spellingShingle |
Integrated circuits VHDL (Computer hardware description language) Universal Asynchronous (Receiver Transmitter (UART) Data communication Telecommunications Norhuzaimin, Julai Lio Siang Peng, John Kismet, Hong Ping The design of Digital UART by using VHDL |
description |
Organized by Kolej Universiti Kejuruteraan Utara Malaysia (KUKUM), 18th - 19th May 2005 at Putra Palace Hotel, Kangar. |
format |
Working Paper |
author |
Norhuzaimin, Julai Lio Siang Peng, John Kismet, Hong Ping |
author_facet |
Norhuzaimin, Julai Lio Siang Peng, John Kismet, Hong Ping |
author_sort |
Norhuzaimin, Julai |
title |
The design of Digital UART by using VHDL |
title_short |
The design of Digital UART by using VHDL |
title_full |
The design of Digital UART by using VHDL |
title_fullStr |
The design of Digital UART by using VHDL |
title_full_unstemmed |
The design of Digital UART by using VHDL |
title_sort |
design of digital uart by using vhdl |
publisher |
Kolej Universiti Kejuruteraan Utara Malaysia |
publishDate |
2009 |
url |
http://dspace.unimap.edu.my/xmlui/handle/123456789/7107 |
_version_ |
1643788687581904896 |
score |
13.222552 |