相似書籍

• A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
  由: Hasliza, A. Rahim@Samsuddin, et al.
  出版: (2009)
• The performance study of two genetic algorithm approaches for VLSI Macro-Cell layout area optimization
  由: Hasliza, A. Rahim@Samsuddin, et al.
  出版: (2009)
• SOI based nanowire single-electron transistors: design, simulation and process development
  由: Uda Hashim, et al.
  出版: (2008)
• Device Characterization of 0.8-µm CMOS Technology
  由: Kooh, Roy Jinn Chye
  出版: (2000)
• Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
  由: Norsaifulrudin Mat Zuki
  出版: (2008)