FPGA based Twofish Algorithm
This paper presents the architecture of Twofish algorithm implemented with field programmable gate array (FPGA). Twofish is one of the five finalists in AES contest. It is a 128-bit block cipher and can operate with variable key lengths of 128, 192 and 256 bits. This project only focused on 128 bits...
Saved in:
Main Authors: | Muhammad Imran, Ahmad, Mohd Nazrin, Md Isa, Abdul Halis, Abdul Aziz, Mohd Fisol, Osman |
---|---|
格式: | Working Paper |
語言: | English |
出版: |
Universiti Malaysia Perlis
2009
|
主題: | |
在線閱讀: | http://dspace.unimap.edu.my/xmlui/handle/123456789/6231 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design of Cryptographic Hardware Module Using FPGA
由: Muhammad Imran, Ahmad, et al.
出版: (2009) -
FPGA based control IC for multilevel inverter
由: Muhammad Imran, Ahmad, et al.
出版: (2009) -
Design and implementation of fail -recover operation for embedded system based FPGA
由: M. Sabri, Salim, et al.
出版: (2012) -
Enhance FIR implementation on FPGA using Systolic approach for fast processing and better throughput
由: Poovaneswaran, Murugasan
出版: (2016) -
FPGA based control circuit for single phase inverter
由: Muhammad Imran, Ahmad, et al.
出版: (2009)