Enhance implementation of embedded concurrent DES functional units using Spatial Parallelism approach on FPGA for better throughput
In general, the security is concerned of all types of information and data systems. Many standards to security are ranging from military to commerce and private communications. One essential aspect for secure communications is the private key cryptography. Recently most security applications and st...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | English |
| Published: |
Universiti Malaysia Perlis (UniMAP)
2019
|
| Subjects: | |
| Online Access: | http://dspace.unimap.edu.my:80/xmlui/handle/123456789/61623 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| id |
my.unimap-61623 |
|---|---|
| record_format |
dspace |
| spelling |
my.unimap-616232019-09-03T09:27:05Z Enhance implementation of embedded concurrent DES functional units using Spatial Parallelism approach on FPGA for better throughput Rana Khazaal, Khudhair Dr. Muataz S. Hameed Parallel computing Spatial parallelism Data security Crytography Data Encryption Standard (DES) Field programmable gate arrays In general, the security is concerned of all types of information and data systems. Many standards to security are ranging from military to commerce and private communications. One essential aspect for secure communications is the private key cryptography. Recently most security applications and standards are defined to independent algorithm, which is allowing a choice from a set of cryptographic algorithms for the same purpose. Since Data Encryption Standard (DES) is still the most widely used private-key encryption algorithm, DES has a significant role in security applications. Field Programmable Gate Arrays (FPGA) is reconfigurable hardware devices and interesting phenomenon in embedded development. In the present work, DES algorithm implementation optimization has been achieved through the DES unit components replication to four concurrent DES functional units. This operation has been performed by using a spatial parallelism approach. The input/output data has been stored in the separated RAMs which it is dual port memories that supports the read and write processes concurrently. This approach is speedup the processing of data. Furthermore, the frequency which is supported by the board has been duplicated from 50 up to 200 MHz by utilizing the Phase Locked Loop (PLL) to avoid any delay of DES functional unit implementation. All of this has led to enhance and speedup the implementation of DES algorithm and increase throughput as well. The design and implementation is performed on Altera Nios II Embedded Evaluation Kit (NEEK) board. 2019-09-03T09:27:05Z 2019-09-03T09:27:05Z 2015 Thesis http://dspace.unimap.edu.my:80/xmlui/handle/123456789/61623 en Universiti Malaysia Perlis (UniMAP) School of Computer and Communication Engineering |
| institution |
Universiti Malaysia Perlis |
| building |
UniMAP Library |
| collection |
Institutional Repository |
| continent |
Asia |
| country |
Malaysia |
| content_provider |
Universiti Malaysia Perlis |
| content_source |
UniMAP Library Digital Repository |
| url_provider |
http://dspace.unimap.edu.my/ |
| language |
English |
| topic |
Parallel computing Spatial parallelism Data security Crytography Data Encryption Standard (DES) Field programmable gate arrays |
| spellingShingle |
Parallel computing Spatial parallelism Data security Crytography Data Encryption Standard (DES) Field programmable gate arrays Rana Khazaal, Khudhair Enhance implementation of embedded concurrent DES functional units using Spatial Parallelism approach on FPGA for better throughput |
| description |
In general, the security is concerned of all types of information and data systems. Many
standards to security are ranging from military to commerce and private communications. One essential aspect for secure communications is the private key cryptography. Recently most security applications and standards are defined to independent algorithm, which is allowing a choice from a set of cryptographic
algorithms for the same purpose. Since Data Encryption Standard (DES) is still the most
widely used private-key encryption algorithm, DES has a significant role in security
applications. Field Programmable Gate Arrays (FPGA) is reconfigurable hardware
devices and interesting phenomenon in embedded development. In the present work,
DES algorithm implementation optimization has been achieved through the DES unit
components replication to four concurrent DES functional units. This operation has
been performed by using a spatial parallelism approach. The input/output data has been
stored in the separated RAMs which it is dual port memories that supports the read and
write processes concurrently. This approach is speedup the processing of data.
Furthermore, the frequency which is supported by the board has been duplicated from
50 up to 200 MHz by utilizing the Phase Locked Loop (PLL) to avoid any delay of DES
functional unit implementation. All of this has led to enhance and speedup the
implementation of DES algorithm and increase throughput as well. The design and
implementation is performed on Altera Nios II Embedded Evaluation Kit (NEEK)
board. |
| author2 |
Dr. Muataz S. Hameed |
| author_facet |
Dr. Muataz S. Hameed Rana Khazaal, Khudhair |
| format |
Thesis |
| author |
Rana Khazaal, Khudhair |
| author_sort |
Rana Khazaal, Khudhair |
| title |
Enhance implementation of embedded concurrent DES functional units using Spatial Parallelism approach on FPGA for better throughput |
| title_short |
Enhance implementation of embedded concurrent DES functional units using Spatial Parallelism approach on FPGA for better throughput |
| title_full |
Enhance implementation of embedded concurrent DES functional units using Spatial Parallelism approach on FPGA for better throughput |
| title_fullStr |
Enhance implementation of embedded concurrent DES functional units using Spatial Parallelism approach on FPGA for better throughput |
| title_full_unstemmed |
Enhance implementation of embedded concurrent DES functional units using Spatial Parallelism approach on FPGA for better throughput |
| title_sort |
enhance implementation of embedded concurrent des functional units using spatial parallelism approach on fpga for better throughput |
| publisher |
Universiti Malaysia Perlis (UniMAP) |
| publishDate |
2019 |
| url |
http://dspace.unimap.edu.my:80/xmlui/handle/123456789/61623 |
| _version_ |
1651868565055209472 |
| score |
13.211869 |