コメント: High speed 8-bits x 8-bits Wallace Tree multiplier

High speed 8-bits x 8-bits Wallace Tree multiplier

This final year project (FYP) is to analyze the design of Wallace Tree multiplier. For simplicity, unsigned operands are chosen and main focus on the short word widths commonly used in most applications: an 8-bit multiplier. Before this era, multiplier that used low power supply or multiplier that h...

詳細記述

保存先:

書誌詳細
第一著者:	Tajul Hamimi Harun
その他の著者:	Norina Idris (Advisor)
フォーマット:	Learning Object
言語:	English
出版事項:	Universiti Malaysia Perlis 2008
主題:	Multipliers (Mathematical analysis) Multipliers Wallace Tree multiplier Altera Quartus II High-speed multiplier Verilog (Computer hardware description language)
オンライン･アクセス:	http://dspace.unimap.edu.my/xmlui/handle/123456789/1937
タグ:	タグ追加タグなし, このレコードへの初めてのタグを付けませんか!

このレコードへの初めてのコメントを付けませんか!

High speed 8-bits x 8-bits Wallace Tree multiplier

類似資料