Algorithm optimization and low cost bit-serial architecture design for integer-pixel and sub-pixel motion estimation in H.264/AVC / Mohammad Reza Hosseiny Fatemi
H.264/AVC employs variable block-size motion estimation (VBSME) with quarter-pixel accuracy, which significantly improves its coding performance. However, the higher coding performance comes at the price of huge computational complexity and memory bandwidth. Therefore, acceleration of the motion est...
محفوظ في:
| المؤلف الرئيسي: | |
|---|---|
| التنسيق: | أطروحة |
| منشور في: |
2012
|
| الموضوعات: | |
| الوصول للمادة أونلاين: | http://studentsrepo.um.edu.my/3698/4/Title_page%2C_abstract%2C_table_of_contents.pdf http://studentsrepo.um.edu.my/3698/5/full_thesis.pdf http://studentsrepo.um.edu.my/3698/6/References.pdf http://pendeta.um.edu.my/client/default/search/results?qu=Algorithm+optimization+and+low+cost+bit-serial+architecture+design+for+integer-pixel+and+sub-pixel+motion+estimation+in+H.264%2FAVC&te= http://studentsrepo.um.edu.my/3698/ |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|