Design a comparator of 8 bit analogue-to-digital converter (ADC) in a 0.35 micro meter CMOS technology by using mentor graphics: article / Tengku Zairi Ezwa Tuan Zakaria

A high performance on-chip comparator of 8-bit Analogue-To-Digital Converter (ADC) has been designed in a 0.35µm Complementary Metal Oxide Semiconductor (CMOS) Technology process. Full custom design flow is implemented in which the design starts with schematic entry followed by simulation for charac...

Full description

Saved in:
Bibliographic Details
Main Author: Tuan Zakaria, Tengku Zairi Ezwa
Format: Article
Language:English
Published: 2010
Subjects:
Online Access:https://ir.uitm.edu.my/id/eprint/105772/1/105772.pdf
https://ir.uitm.edu.my/id/eprint/105772/
Tags: Add Tag
No Tags, Be the first to tag this record!
id my.uitm.ir.105772
record_format eprints
spelling my.uitm.ir.1057722024-11-30T23:26:49Z https://ir.uitm.edu.my/id/eprint/105772/ Design a comparator of 8 bit analogue-to-digital converter (ADC) in a 0.35 micro meter CMOS technology by using mentor graphics: article / Tengku Zairi Ezwa Tuan Zakaria Tuan Zakaria, Tengku Zairi Ezwa Applications of electronics A high performance on-chip comparator of 8-bit Analogue-To-Digital Converter (ADC) has been designed in a 0.35µm Complementary Metal Oxide Semiconductor (CMOS) Technology process. Full custom design flow is implemented in which the design starts with schematic entry followed by simulation for characterization purpose and validation. The IC layout of the comparator is achieved along with the post layout simulation and layout verification. The designed comparator is tested in an 8-bit ADC by simulation to determine the functionality and performance. The comparator can handle positive and negative input signals. A polarity signal changes the polarity of the threshold level and makes the output signal always active high. The design is based on basic comparator architecture which consists of three stage; pre-amp, decision circuit and output buffer. The results that were obtained through these simulations showed that comparator design achieved power consumption of 958.69µW, with supply voltage of 5V. Further research on the MOSFETs W/L factor has successfully improved the characteristics of the comparator to perform for the offset of 620µV. The uses of a latch as the positive feedback decision circuit and the improvement in offset have contributed to the speed performance of the comparator to achieve propagation delay of 3.52ns. 2010 Article PeerReviewed text en https://ir.uitm.edu.my/id/eprint/105772/1/105772.pdf Design a comparator of 8 bit analogue-to-digital converter (ADC) in a 0.35 micro meter CMOS technology by using mentor graphics: article / Tengku Zairi Ezwa Tuan Zakaria. (2010) pp. 1-8.
institution Universiti Teknologi Mara
building Tun Abdul Razak Library
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Teknologi Mara
content_source UiTM Institutional Repository
url_provider http://ir.uitm.edu.my/
language English
topic Applications of electronics
spellingShingle Applications of electronics
Tuan Zakaria, Tengku Zairi Ezwa
Design a comparator of 8 bit analogue-to-digital converter (ADC) in a 0.35 micro meter CMOS technology by using mentor graphics: article / Tengku Zairi Ezwa Tuan Zakaria
description A high performance on-chip comparator of 8-bit Analogue-To-Digital Converter (ADC) has been designed in a 0.35µm Complementary Metal Oxide Semiconductor (CMOS) Technology process. Full custom design flow is implemented in which the design starts with schematic entry followed by simulation for characterization purpose and validation. The IC layout of the comparator is achieved along with the post layout simulation and layout verification. The designed comparator is tested in an 8-bit ADC by simulation to determine the functionality and performance. The comparator can handle positive and negative input signals. A polarity signal changes the polarity of the threshold level and makes the output signal always active high. The design is based on basic comparator architecture which consists of three stage; pre-amp, decision circuit and output buffer. The results that were obtained through these simulations showed that comparator design achieved power consumption of 958.69µW, with supply voltage of 5V. Further research on the MOSFETs W/L factor has successfully improved the characteristics of the comparator to perform for the offset of 620µV. The uses of a latch as the positive feedback decision circuit and the improvement in offset have contributed to the speed performance of the comparator to achieve propagation delay of 3.52ns.
format Article
author Tuan Zakaria, Tengku Zairi Ezwa
author_facet Tuan Zakaria, Tengku Zairi Ezwa
author_sort Tuan Zakaria, Tengku Zairi Ezwa
title Design a comparator of 8 bit analogue-to-digital converter (ADC) in a 0.35 micro meter CMOS technology by using mentor graphics: article / Tengku Zairi Ezwa Tuan Zakaria
title_short Design a comparator of 8 bit analogue-to-digital converter (ADC) in a 0.35 micro meter CMOS technology by using mentor graphics: article / Tengku Zairi Ezwa Tuan Zakaria
title_full Design a comparator of 8 bit analogue-to-digital converter (ADC) in a 0.35 micro meter CMOS technology by using mentor graphics: article / Tengku Zairi Ezwa Tuan Zakaria
title_fullStr Design a comparator of 8 bit analogue-to-digital converter (ADC) in a 0.35 micro meter CMOS technology by using mentor graphics: article / Tengku Zairi Ezwa Tuan Zakaria
title_full_unstemmed Design a comparator of 8 bit analogue-to-digital converter (ADC) in a 0.35 micro meter CMOS technology by using mentor graphics: article / Tengku Zairi Ezwa Tuan Zakaria
title_sort design a comparator of 8 bit analogue-to-digital converter (adc) in a 0.35 micro meter cmos technology by using mentor graphics: article / tengku zairi ezwa tuan zakaria
publishDate 2010
url https://ir.uitm.edu.my/id/eprint/105772/1/105772.pdf
https://ir.uitm.edu.my/id/eprint/105772/
_version_ 1817847331477782528
score 13.223943