Cover Image

Development of Stack Based Central Proceeding UniT for a unit FORTH computer Using FPGA

Saved in:
Bibliographic Details
Main Author: Wong, Kenneth Wong Fatt Kong
Format: Final Year Project
Language:English
Published: Universiti Teknologi Petronas 2009
Subjects:
TK Electrical engineering. Electronics Nuclear engineering
Online Access:http://utpedia.utp.edu.my/904/1/kenneth_wong_fatt_kon.pdf
http://utpedia.utp.edu.my/904/
Tags: Add Tag
No Tags, Be the first to tag this record!
id my-utp-utpedia.904
record_format eprints
spelling my-utp-utpedia.9042017-01-25T09:44:45Z http://utpedia.utp.edu.my/904/ Development of Stack Based Central Proceeding UniT for a unit FORTH computer Using FPGA Wong, Kenneth Wong Fatt Kong TK Electrical engineering. Electronics Nuclear engineering Universiti Teknologi Petronas 2009 Final Year Project NonPeerReviewed application/pdf en http://utpedia.utp.edu.my/904/1/kenneth_wong_fatt_kon.pdf Wong, Kenneth Wong Fatt Kong (2009) Development of Stack Based Central Proceeding UniT for a unit FORTH computer Using FPGA. Universiti Teknologi Petronas, Seri Iskandar,Tronoh,Perak. (Unpublished)
institution Universiti Teknologi Petronas
building UTP Resource Centre
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Teknologi Petronas
content_source UTP Electronic and Digitized Intellectual Asset
url_provider http://utpedia.utp.edu.my/
language English
topic TK Electrical engineering. Electronics Nuclear engineering
spellingShingle TK Electrical engineering. Electronics Nuclear engineering
Wong, Kenneth Wong Fatt Kong
Development of Stack Based Central Proceeding UniT for a unit FORTH computer Using FPGA
format Final Year Project
author Wong, Kenneth Wong Fatt Kong
author_facet Wong, Kenneth Wong Fatt Kong
author_sort Wong, Kenneth Wong Fatt Kong
title Development of Stack Based Central Proceeding UniT for a unit FORTH computer Using FPGA
title_short Development of Stack Based Central Proceeding UniT for a unit FORTH computer Using FPGA
title_full Development of Stack Based Central Proceeding UniT for a unit FORTH computer Using FPGA
title_fullStr Development of Stack Based Central Proceeding UniT for a unit FORTH computer Using FPGA
title_full_unstemmed Development of Stack Based Central Proceeding UniT for a unit FORTH computer Using FPGA
title_sort development of stack based central proceeding unit for a unit forth computer using fpga
publisher Universiti Teknologi Petronas
publishDate 2009
url http://utpedia.utp.edu.my/904/1/kenneth_wong_fatt_kon.pdf
http://utpedia.utp.edu.my/904/
_version_ 1739830714207043584
score 13.211869

Similar Items