Optimization of Rapid Thermal Processing in 0.13 micron CMOS Poly Silicon Gate
Saved in:
Main Author: | Chew, Soon Aik |
---|---|
Format: | Thesis |
Language: | English |
Published: |
2003
|
Subjects: | |
Online Access: | http://utpedia.utp.edu.my/6825/1/2003%20-%20Optimization%20of%20Rapid%20Thermal%20Processing%20in%200.13%20Micron%20CMOS%20Poly%20Silicon%20Gate.pdf http://utpedia.utp.edu.my/6825/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design of 0.13 micron MCML binary adders
by: Chai Ming Kang
Published: (2024) -
Design and Implementation of the Quadrature
Voltage Controlled Oscillator for Wireless Receiver
Applications Utilizing 0.13 {Lm and 0.18 {Lm Deep
Sub-Micron RF CMOS Technology
by: ZAFAR, SAEED
Published: (2009) -
Design and Implementation of the Quadrature
Voltage Controlled Oscillator for Wireless Receiver
Applications Utilizing 0.13 {Lm and 0.18 {Lm Deep
Sub-Micron RF CMOS Technology
by: ZAFAR, SAEED
Published: (2009) -
Design of 0.13um CMOS multi-valued analog to digital converter
by: Farhana, Soheli, et al.
Published: (2012) -
A 2.5-ghz optical receiver front-end in a 0.13 0.13-μm cmos process for biosensor application
by: Isaak, S., et al.
Published: (2018)